We encourage you to report any issues you encounter while using the website.

Committee

Mr Nitsh Natu

Mr Nitsh Natu
ASIC Engineer, USA

Biography:

Nitsh Natu is a seasoned Electrical and Computer Engineer with over a decade of expertise in clock network design and AI hardware acceleration. A 2012 Georgia Tech graduate, his thesis on temperature-resilient clock distribution networks for 3DICs set the stage for innovative advancements in semiconductor design. Holding four U.S. patents and two pending in AI accelerator circuitry, Nitish has contributed to the efficiency of modern inference chips. With influential publications and a strong focus on low-power, high-speed design, Nitish has seamlessly blended research with practical engineering to create solutions that advance semiconductor technology.

Copyright © 2023 The Academic Communications, PTE. LTD . All rights reserved.